China semiconductor furnace Manufacturers, Suppliers, Factory

The ultra-high synthesis temperature and the difficulty of achieving dense sintering of SiC ceramics have limited their development. The sintering process is crucial for SiC ceramics.

The Silicon Carbide (SiC) production process encompasses the preparation of substrate and epitaxy from the materials side, followed by chip design and manufacturing, device packaging, and finally, distribution to downstream application markets. Among these stages, substrate material processing is the most challenging aspect of the SiC industry. SiC substrates are both hard and brittle, making cutting, grinding, and polishing extremely difficult. This increases the likelihood of defects during processing and reduces the yield rate. Currently, major international SiC manufacturers are planning to transition from 6-inch to 8-inch SiC wafers. Overcoming the challenges associated with 8-inch substrates has become a critical benchmark for the SiC industry. This article will introduce the key parameters of SiC substrates.

Silicon carbide (SiC) plays an important role in manufacturing power electronics and high-frequency devices due to its excellent electrical and thermal properties. The quality and doping level of SiC crystals directly affect the performance of the device, so precise control of doping is one of the key technologies in the SiC growth process.

Crystal growth is the core link in the production of Silicon Carbide substrates, and the core equipment is the crystal growth furnace. Similar to traditional crystalline silicon-grade crystal growth furnaces, the furnace structure is not very complex and mainly consists of a furnace body, a heating system, a coil transmission mechanism, a vacuum acquisition and measurement system, a gas path system, a cooling system, a control system, etc., among which Thermal field and process conditions determine the quality, size, conductive properties and other key indicators of Silicon Carbide crystals.

SiC substrate can have microscopic defects, such as Threading Screw Dislocation (TSD), Threading Edge Dislocation (TED), Base Plane Dislocation (BPD), and others. These defects are caused by deviations in the arrangement of atoms at the atomic level.

Gallium Nitride (GaN) epitaxial wafer growth is a complex process, often utilizing a two-step method. This method involves several critical stages, including high-temperature baking, buffer layer growth, recrystallization, and annealing. By meticulously controlling the temperature throughout these stages, the two-step growth method effectively prevents wafer warping caused by lattice mismatch or stress, making it the predominant fabrication method for GaN epitaxial wafers globally.